Abstract. One of the main requirements for generating test patterns for analog and mixed-signal circuits is fast fault simulation. Analog fault simulation is much slower than the digital equivalent. This is due to the fact that digital circuit simulators use less complex algorithms compared with transistor-level simulators. Two of the techniques to speed up analog fault simulation are: fault dropping/collapsing, in which faults that have similar circuit responses compared with the fault-free circuit response and/or with another faulty circuit response are considered equivalent; and behavioral/macro modeling, whereby parts of the circuit are modeled at a more abstract level, therefore reducing the complexity and the simulation time. This paper discusses behavioral fault modeling to speed-up fault simulation for analog circuits.
Introduction
As transistor sizes shrink, integrated circuits (ICs) have been growing in size and functionality. This growth in IC complexity causes testing to become much more difficult. For digital circuits the problem of testing can be simplified by using standard fault models and fast fault simulation. Faults in digital circuits can be modeled as stuck-at, bridging, delay and open faults. These structural faults can then be used to generate functional test patterns. The objective of a test program for digital circuits translates into determining whether or not a fault exists using the smallest possible number of test patterns [1] .
A test pattern is evaluated by looking at its fault coverage. All faults detected with a pattern can be dropped from further consideration. Fault simulation is done to assess the fault coverage. There are a number of fault simulation techniques for digital circuits. Serial fault simulation is perhaps the simplest method. For each fault, a "faulty" copy of the circuit with that fault inserted is created. Then, all the faulty copies of the circuits along with the fault-free one are simulated with the test pattern. If the output of a faulty circuit differs from the fault-free output, that fault is considered to be detectable.
Another fault simulation technique for digital circuits is concurrent fault simulation [2] . The differences between the faulty and fault-free circuit behaviors might be relatively small. Therefore, in concurrent fault simulation the aim is to avoid redundant element evaluation when the faulty and fault-free behaviors are the same hence reducing the computational effort.
Analog and mixed-signal fault simulation has been limited to the serial technique. Faster digital fault simulation methods are not easily applied to analog circuits and/or mixed-signal circuits, because faults do not affect the behavior of circuit nodes in a binary manner.
One way to speed-up fault simulation for analog and mixed-signal circuits is to use behavioral/macro models, where parts of the circuit are modeled at a more abstract level, reducing the complexity and hence the simulation time. Characterizing behavioral fault models requires low-level simulations and is therefore not applicable in every case. There are three situations in which behavioral fault modeling might be of benefit, however. First, if circuit blocks were reused, lowlevel fault simulations would not have to be repeated.
Second, at the system design stage, information about possible faults and how their effects might be propagated can be used to insert optimal test structures. Third, actual faults can be modeled at a low level (analog or digital), while neighboring circuit blocks can be modeled behaviorally, again reducing the overall simulation time.
In this paper behavioral fault simulation for analog CMOS circuits is investigated. The structure of the rest of the paper is as follows. First, macro modeling for analogue circuits is presented. Then behavioral modeling is discussed with a case study. In Section 4, behavioral modeling using Hardware Description Languages (HDLs) is summarized. In Section 5, a behavioral fault model is developed in VHDL-AMS [3] for an opamp circuit operating in inverting amplifier configuration and the model is simulated using the hAMSter VHDL-AMS simulator [4] . Simulation results are given in Section 6. Finally, in Section 7 some conclusions are drawn.
Macromodels for Analogue Circuits
Simulation at the transistor level for analog circuits is computationally very expensive. One way to reduce this high simulation cost is to partition a large analog circuit into smaller functional blocks such as opamps (operational amplifiers) and to replace each functional block with its macromodel or to describe each block using mathematical equations (a behavioral model). This solution is sometimes called hierarchical fault simulation [5] .
The word macromodel usually refers to a compact representation of a circuit that captures those features that are useful for a particular purpose while discarding redundant information [6] . Macromodels developed for SPICE-like simulators are basically electrical networks containing devices such as voltage-controlled voltage sources, instead of the full transistor network, and with fewer nodes than the original circuit.
Many circuits are designed in a modular style, in which functional units are connected to achieve design specifications. The behavior of the whole circuit is determined by how the individual units interact with each other, while what happens inside each is unimportant in terms of capturing the input-output relationship for the entire circuit. The accuracy of a macromodel must, therefore, be defined in terms of how closely its inputoutput behavior matches that of the original unit [6] .
Since the early 1970s, a number of macromodels have been developed mainly for integrated operational amplifier circuits (opamps) [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] . Boyle et al. presented a macromodel for integrated bipolar opamp circuits [7] . This macromodel was six times less complex (in terms of the node count) than the original opamp circuit, and the simulation time was an order of magnitude faster than the device-level model.
The derivation of component values for the Boyle macromodel is not, however, straightforward. Some parameters are modeled using unbalanced input devices and other parameters interact. Therefore, a modular approach was suggested [10] , in which a macromodel was derived simply from the published data sheets. Individual parameters were modeled separately and the results combined to provide the output response. Since the parameters were separated they did not interact and only those required were included.
Recent research has focused on how to capture the effect of a fault in an analogue circuit within its macromodel [1, 3, 17] . The fault macromodeling problem was formulated in terms of deriving the macro parameter set, B, based on the performance parameter set, P (gain, the bandwidth, samples on the frequency or time response curves, etc.) of the transistor-level faulty circuit [5] . The accuracy of the macromodel was evaluated by checking the consistency of the performance parameter set, P, between the transistor-level circuit and the macromodel.
Two steps are needed to obtain the macromodel for a functional block within an analog circuit [5]:
1. Perform transistor level fault simulation for each faulty circuit to obtain the value of the performance parameter set P. 2. Map each performance parameter set P to the corresponding macro parameter set, B. This is referred to as parameter mapping.
It was assumed that the transistor-level fault list is given and the macromodel structure and the performance parameter set, P, to be matched are predetermined by the circuit designer. There are several ways to do parameter mapping. One simple approach is based on analytical design equations that express the macro parameter set, B, as analytical functions of the performance parameter set, P, and the value of B is derived by function evaluation. As analog ICs get more complex, this approach is becoming more difficult. Another simple approach
